




AMD AM4 B550

M-ATX (243.84 X 243.84)


01	01 Cover Sheet	26	SIO - HW Monitor / RESET	51	Decoupling Capacitance	76
02	Block Diagram	27	FAN TYPE-N CPUFAN1	52	CPU Power 1.8_S0 / S5	77
03	FM4 DDR4 I / F	28	FAN TYPE-M PUMPFAN1	53	CPU Power VDDP-NB503/GS7133	78
04	AM4 PCIE / SATAE	29	FAN TYPE-M SYSFAN1 / 2	54	VRM PWRGD	79
05	AM4 Display / Audio	30	FAN TYPE-M SYSFAN3	55	DDR PWR - RT8125E	80
06	AM4 SVI / ACPI / GPIO	31	LAN - RTL8111EPV co-lay HN	56	DDR PWR - VPP25 / VTT	81
07	AM4 LPC / SPI / USB / CLK / STRAP	32	Audio ALC892	57	PM - SY8288/PM_1P05	82
08	AM4 Power / VDDIO_AUDIO	33	Audio DePoP	58	PM - GS7133/PM_2P5V	83
09	AM4 GND	34	USB Power - UP7501	59	OV Control - NCT3933	84
10	RTC / CMOS	35	USB2.0 HUB - GL850G	60	OCF 12VIN - RT9553B	85
11	DDR4 - DIMM CH - A	36	Front USB2.0 Header	61	ACPI - 3VSB / 5VDIMM	86
12	DDR4 - DIMM CH - B	37	USB3.1 Redriver - ASM1464	62	ATX Power - FrontPanel / EMI	87
13	DDR4 - POWER / GND - 1	38	Front USB3.0 Type C	63	LED - EZ DEBUG / AMP	88
14	DDR4 - POWER / GND - 2	39	Front USB3.0 Header	64	MCU - LED Control	89
15	PROM19 - PCIE / SATA	40	USB HOTKEY F75504A	65	LED - JRGB1/2 JRAINBO1/2	90
16	PROM19 - USB / OC	41	Rear USB2.0_PS2 PS2_USB1	66	LED - JT1 / JF1	91
17	PROM19 - CLK / ACPI / GPIO / HDT	42	Rear USB3.0 Type A USB1	67	BOM Option	92
18	PROM19 - POWER	43	Rear USB3.0 Type A LAN_USB2	68	Manual Parts	93
19	PROM19 - GND	44	DP	69	SMBUS MAP	94
20	PCI_E2 (X16)	45	HDMI	70	GPIO MAP	95
21	PCI_E1 (X1) / PCI_E3 (X1)	46	XXXXXXXXXXXXXXXXXXXX	71	PG MAP	96
22	M2_1 PCIE / SATA	47	CPU Power RT8894J 4+2	72	Power Sequence	97
23	M2_2 PCIE	48	CPU Power Vcore Phase 1 - 6	73	Power Delivery	98
24	XXXXXXXXXXXXXXXXXXXX	49	CPU Power Vcore Phase 7 - 8	74	History	99
25	SIO - NCT6687D-R	50	CPU Power NB Phase 1-2	75		100













TYPE 0/1	PCIE 2	SATA 2
TYPE 2/3/4	2 or 4	2 or 0



MICRO-STAR INT'L CO.,LTD

MS-7C95





Size Custom	Document Description 04 AM4 PCIE / SATAE	Rev 20
Date: Monday, May 11, 2020		Sheet 4 of 74













TYPE1_CPU_SEL:

1: 1.8V_S5(Type2,3)
0: 1.8V(Type0)



2.0 update





Layout: Place x'tal within 1.5 inch of APU


AM4 CPU TYPE Circuit




$IB = (CPU_1P8_S5 - Vbe) / 5.7k$
 $(1.8 - 0.95) / 5.7k = 0.149mA$


$IC = (VCC5 - Vce) / 47k$
 $(5 - 0.2) / 47k = 0.102mA$

CPU	TYPE	CORETYPE	1	0
BR	0	0	0	0
NA		1	1	1
SR	2	1	0	0
RV/ZP	3	1	1	1
MTS	4	1	0	0






Strapping Options



	Support 1Pv2/2/3/4 LPCCCLK1	Support 1Pv2/2/3/4 SPI_CLK	Only support 1Pv2 LPCCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	PSP should modify SPI page register bits [25:24] to remap physical ROM to upper image (Default)
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	PSP should not modify SPI page register bits [25:24]




	Only Support Type0	Support Type1/2/3/4	Support Type1/2/3/4
	AGPIO3	LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	(Default) Traditional Reset logic	LPC ROM	short reset mode


SPI ROM (1.8V)

D04-2501800-F07 (Main)
D04-2501000-T16 (AVL)





Layout: Place x'tal within 1.5 inch of APU



PLACE THESE COMPONENTS CLOSE TO U600, AND U
GROUND GUARD FOR 48M X1 AND 48M X2




MD SPEC stuff



Only Support Type4	
	RTCCLK
PULL HIGH	RTCCLK is input and is used as the bypass clock (Default)
PULL LOW	Normal Mode: Use 32Khz xtal as the source of RTC clock

VDD_18 - Type 0, 2, and 4
VDD_18 S5 - Type 1 and 3






MICRO-STAR INT'L CO.,LTD

MS-7C95


Size Custom	Document Description 07 AM4 LPC / SPI / USB / CLK / STRAP	Rev 20
Date: Monday, May 11, 2020		Sheet 7 of 74

TOP and BOTTOM SIDE



TOP CAVITY


BOTTOM CAVITY



MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size	Document Description	Rev
Custom	08 AM4 Power / VDDIO_AUDIO	20
Date: Monday, May 11, 2020	Sheet 8 of 74	

add for cross moat






GND


2M4
PART 9 OF 9

J15	VSS_0	MEC6	AN1	VSS_398	AT1	VSS_367	AV17	VSS_342	AV20	VSS_341	AV23	VSS_340	AV26	VSS_339	AV29	VSS_338	AV32	VSS_337	AV35	VSS_336	AV38	VSS_335	AW4	VSS_334	AW7	VSS_333	AW10	VSS_332	AW13	VSS_331	AW16	VSS_330	AW19	VSS_329	AW22	VSS_328	AW25	VSS_327	AW28	VSS_326	AW31	VSS_325	AW34	VSS_324	AW37	VSS_323	AF28	VSS_322	AF30	VSS_321	AG1	VSS_320	AG4	VSS_319	AG8	VSS_318	AG9	VSS_317	AG11	VSS_316	AG13	VSS_315	AG15	VSS_314	AG17	VSS_313	AG19	VSS_312	AG21	VSS_311	AG23	VSS_310	AG25	VSS_309	AG27	VSS_308	AG28	VSS_307	AG29	VSS_306	AG30	VSS_305	AG32	VSS_304	AG33	VSS_303	AH10	VSS_302	AH12	VSS_301	AH14	VSS_300	AH16	VSS_299	AH18	VSS_298	AH20	VSS_297	AH22	VSS_296	AH24	VSS_295	AH26	VSS_294	AH28	VSS_293	AH29	VSS_292	AH30	VSS_291	AH33	VSS_290	AJ5	VSS_289	AJ8	VSS_288	AJ9	VSS_287	AJ13	VSS_286	AJ23	VSS_285	AJ25	VSS_284	AJ26	VSS_283	AJ27	VSS_282	AJ28	VSS_281	AJ29	VSS_280	AJ32	VSS_279	AJ35	VSS_278	AJ36	VSS_277	AJ38	VSS_276																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
L29	VSS_1	MEC5	AN2	VSS_397	AT7	VSS_366	AV18	VSS_343	AV21	VSS_342	AV24	VSS_341	AV27	VSS_338	AV30	VSS_337	AV33	VSS_336	AV36	VSS_335	AW5	VSS_334	AW8	VSS_333	AW11	VSS_332	AW14	VSS_331	AW17	VSS_330	AW20	VSS_329	AW23	VSS_328	AW26	VSS_327	AW29	VSS_326	AW32	VSS_325	AW35	VSS_324	AW38	VSS_323	AF29	VSS_322	AF31	VSS_321	AG2	VSS_320	AG5	VSS_319	AG7	VSS_318	AG10	VSS_317	AG12	VSS_316	AG14	VSS_315	AG16	VSS_314	AG18	VSS_313	AG20	VSS_312	AG24	VSS_311	AG26	VSS_310	AG28	VSS_309	AG31	VSS_308	AG34	VSS_307	AG36	VSS_306	AG39	VSS_305	AG41	VSS_304	AG44	VSS_303	AH11	VSS_302	AH13	VSS_301	AH15	VSS_300	AH17	VSS_299	AH19	VSS_298	AH21	VSS_297	AH23	VSS_296	AH25	VSS_294	AH27	VSS_293	AH31	VSS_292	AH34	VSS_291	AH37	VSS_290	AJ6	VSS_289	AJ9	VSS_288	AJ10	VSS_287	AJ12	VSS_286	AJ14	VSS_285	AJ16	VSS_284	AJ18	VSS_283	AJ19	VSS_282	AJ20	VSS_281	AJ21	VSS_280	AJ24	VSS_279	AJ27	VSS_278	AJ28	VSS_277	AJ30	VSS_276																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MEC6	MEC6	MEC5	MEC4	MEC3	MEC2	MEC1	AN1	AN2	AN3	AN4	AN5	AN6	AN7	AN8	AN9	AN10	AN11	AN12	AN13	AN14	AN15	AN16	AN17	AN18	AN19	AN20	AN21	AN22	AN23	AN24	AN25	AN26	AN27	AN28	AN29	AN30	AN31	AN32	AN33	AN34	AN35	AN36	AN37	AN38	AN39	AN40	AN41	AN42	AN43	AN44	AN45	AN46	AN47	AN48	AN49	AN50	AN51	AN52	AN53	AN54	AN55	AN56	AN57	AN58	AN59	AN60	AN61	AN62	AN63	AN64	AN65	AN66	AN67	AN68	AN69	AN70	AN71	AN72	AN73	AN74	AN75	AN76	AN77	AN78	AN79	AN80	AN81	AN82	AN83	AN84	AN85	AN86	AN87	AN88	AN89	AN90	AN91	AN92	AN93	AN94	AN95	AN96	AN97	AN98	AN99	AN100	AN101	AN102	AN103	AN104	AN105	AN106	AN107	AN108	AN109	AN110	AN111	AN112	AN113	AN114	AN115	AN116	AN117	AN118	AN119	AN120	AN121	AN122	AN123	AN124	AN125	AN126	AN127	AN128	AN129	AN130	AN131	AN132	AN133	AN134	AN135	AN136	AN137	AN138	AN139	AN140	AN141	AN142	AN143	AN144	AN145	AN146	AN147	AN148	AN149	AN150	AN151	AN152	AN153	AN154	AN155	AN156	AN157	AN158	AN159	AN160	AN161	AN162	AN163	AN164	AN165	AN166	AN167	AN168	AN169	AN170	AN171	AN172	AN173	AN174	AN175	AN176	AN177	AN178	AN179	AN180	AN181	AN182	AN183	AN184	AN185	AN186	AN187	AN188	AN189	AN190	AN191	AN192	AN193	AN194	AN195	AN196	AN197	AN198	AN199	AN200	AN201	AN202	AN203	AN204	AN205	AN206	AN207	AN208	AN209	AN210	AN211	AN212	AN213	AN214	AN215	AN216	AN217	AN218	AN219	AN220	AN221	AN222	AN223	AN224	AN225	AN226	AN227	AN228	AN229	AN230	AN231	AN232	AN233	AN234	AN235	AN236	AN237	AN238	AN239	AN240	AN241	AN242	AN243	AN244	AN245	AN246	AN247	AN248	AN249	AN250	AN251	AN252	AN253	AN254	AN255	AN256	AN257	AN258	AN259	AN260	AN261	AN262	AN263	AN264	AN265	AN266	AN267	AN268	AN269	AN270	AN271	AN272	AN273	AN274	AN275	AN276	AN277	AN278	AN279	AN280	AN281	AN282	AN283	AN284	AN285	AN286	AN287	AN288	AN289	AN290	AN291	AN292	AN293	AN294	AN295	AN296	AN297	AN298	AN299	AN300	AN301	AN302	AN303	AN304	AN305	AN306	AN307	AN308	AN309	AN310	AN311	AN312	AN313	AN314	AN315	AN316	AN317	AN318	AN319	AN320	AN321	AN322	AN323	AN324	AN325	AN326	AN327	AN328	AN329	AN330	AN331	AN332	AN333	AN334	AN335	AN336	AN337	AN338	AN339	AN340	AN341	AN342	AN343	AN344	AN345	AN346	AN347	AN348	AN349	AN350	AN351	AN352	AN353	AN354	AN355	AN356	AN357	AN358	AN359	AN360	AN361	AN362	AN363	AN364	AN365	AN366	AN367	AN368	AN369	AN370	AN371	AN372	AN373	AN374	AN375	AN376	AN377	AN378	AN379	AN380	AN381	AN382	AN383	AN384	AN385	AN386	AN387	AN388	AN389	AN390	AN391	AN392	AN393	AN394	AN395	AN396	AN397	AN398	AN399	AN400	AN401	AN402	AN403	AN404	AN405	AN406	AN407	AN408	AN409	AN410	AN411	AN412	AN413	AN414	AN415	AN416	AN417	AN418	AN419	AN420	AN421	AN422	AN423	AN424	AN425	AN426	AN427	AN428	AN429	AN430	AN431	AN432	AN433	AN434	AN435	AN436	AN437	AN438	AN439	AN440	AN441	AN442	AN443	AN444	AN445	AN446	AN447	AN448	AN449	AN450	AN451	AN452	AN453	AN454	AN455	AN456	AN457	AN458	AN459	AN460	AN461	AN462	AN463	AN464	AN465	AN466	AN467	AN468	AN469	AN470	AN471	AN472	AN473	AN474	AN475	AN476	AN477	AN478	AN479	AN480	AN481	AN482	AN483	AN484	AN485	AN486	AN487	AN488	AN489	AN490	AN491	AN492	AN493	AN494	AN495	AN496	AN497	AN498	AN499	AN500	AN501	AN502	AN503	AN504	AN505	AN506	AN507	AN508	AN509	AN510	AN511	AN512	AN513	AN514	AN515	AN516	AN517	AN518	AN519	AN520	AN521	AN522	AN523	AN524	AN525	AN526	AN527	AN528	AN529	AN530	AN531	AN532	AN533	AN534	AN535	AN536	AN537	AN538	AN539	AN540	AN541	AN542	AN543	AN544	AN545	AN546	AN547	AN548	AN549	AN550	AN551	AN552	AN553	AN554	AN555	AN556	AN557	AN558	AN559	AN560	AN561	AN562	AN563	AN564	AN565	AN566	AN567	AN568	AN569	AN570	AN571	AN572	AN573	AN574	AN575	AN576	AN577	AN578	AN579	AN580	AN581	AN582	AN583	AN584	AN585	AN586	AN587	AN588	AN589	AN590	AN591	AN592	AN593	AN594	AN595	AN596	AN597	AN598	AN599	AN600	AN601	AN602	AN603	AN604	AN605	AN606	AN607	AN608	AN609	AN610	AN611	AN612	AN613	AN614	AN615	AN616	AN617	AN618	AN619	AN620	AN621	AN622	AN623	AN624	AN625	AN626	AN627	AN628	AN629	AN630	AN631	AN632	AN633	AN634	AN635	AN636	AN637	AN638	AN639	AN640	AN641	AN642	AN643	AN644	AN645	AN646	AN647	AN648	AN649	AN650	AN651	AN652	AN653	AN654	AN655	AN656	AN657	AN658	AN659	AN660	AN661	AN662	AN663	AN664	AN665	AN666	AN667	AN668	AN669	AN670	AN671	AN672	AN673	AN674	AN675	AN676	AN677	AN678	AN679	AN680	AN681	AN682	AN683	AN684	AN685	AN686	AN687	AN688	AN689	AN690	AN691	AN692	AN693	AN694	AN695	AN696	AN697	AN698	AN699	AN700	AN701	AN702	AN703	AN704	AN705	AN706	AN707	AN708	AN709	AN710	AN711	AN712	AN713	AN714	AN715	AN716	AN717	AN718	AN719	AN720	AN721	AN722	AN723	AN724	AN725	AN726	AN727	AN728	AN729	AN730	AN731	AN732	AN733	AN734	AN735	AN736	AN737	AN738	AN739	AN740	AN741	AN742	AN743	AN744	AN745	AN746	AN747	AN748	AN749	AN750	AN751	AN752	AN753	AN754	AN755	AN756	AN757	AN758	AN759	AN760	AN761	AN762	AN763	AN764	AN765	AN766	AN767	AN768	AN769	AN770	AN771	AN772	AN773	AN774	AN775	AN776	AN777	AN778	AN779	AN780	AN781	AN782	AN783	AN784	AN785	AN786	AN787	AN788	AN789	AN790	AN791	AN792	AN793	AN794	AN795	AN796	AN797	AN798	AN799	AN800	AN801	AN802	AN803	AN804	AN805	AN806	AN807	AN808	AN809	AN810	AN811	AN812	AN813	AN814	AN815	AN816	AN817	AN818	AN819	AN820	AN821	AN822	AN823	AN824	AN825	AN826	AN827	AN828	AN829	AN830	AN831	AN832	AN833	AN834	AN835	AN836	AN837	AN838	AN839	AN840	AN841	AN842	AN843	AN844	AN845	AN846	AN847	AN848	AN849	AN850	AN851	AN852	AN853	AN854	AN855	AN856	AN857	AN858	AN859	AN860	AN861	AN862	AN863	AN864	AN865	AN866	AN867	AN868	AN869	AN870	AN871	AN872	AN873	AN874	AN875	AN876	AN877	AN878	AN879	AN880	AN881	AN882	AN883	AN884	AN885	AN886	AN887	AN888	AN889	AN890	AN891	AN892	AN893	AN894	AN895	AN896	AN897	AN898	AN899	AN900	AN901	AN902	AN903	AN904	AN905	AN906	AN907	AN908	AN909	AN910	AN911	AN912	AN913	AN914	AN915	AN916	AN917	AN918	AN919	AN920	AN921	AN922	AN923	AN924	AN925	AN926	AN927	AN928	AN929	AN930	AN931	AN932	AN933	AN934	AN935	AN936	AN937	AN938	AN939	AN940	AN941	AN942	AN943	AN944	AN945	AN946	AN947	AN948	AN949	AN950	AN951	AN952	AN953	AN954	AN955	AN956	AN957	AN958	AN959	AN960	AN961	AN962	AN963	AN964	AN965	AN966	AN967	AN968	AN969	AN970	AN971	AN972	AN973	AN974	AN975	AN976	AN977	AN978	AN979	AN980	AN981	AN982	AN983	AN984	AN985	AN986	AN987	AN988	AN989	AN990	AN991	AN992	AN993	AN994	AN995	AN996	AN997	AN998	AN999	AN1000


RTC & Clear CMOS Circuit




Clear CMOS button




RTC Backup







av1:D08-0301100-B07



D08-0301000-P16





DIMM SLOT PN BY SPEC





DDR VREF




(place resistors close to DIMMs)



0B update



0B update










MICRO-STAR INT'L CO.,LTD

MS-7C95


Size	Document Description	Rev
Custom	13 DDR4 - POWER/GND-1	20
Date: Monday, May 11, 2020		Sheet 13 of 74

DDR VREF

(place resistors close to DIMMs)




M2_2
PCI_E1
PCI_E3
WIFI+BT
1G LAN



PCIE/SATA combo mode select (GPP[5:4]/SATA[5:4])
0:SATA Mode
1:PCIE Mode


SATA Connector

SATA3_4




AVL:N5N-14M0201-L06

SATA1_2



AVL:N5N-14M0201-L06





USB mapping

USB_SS_TX/RX[0] + USB_HSDP/N[0] + USB_OC0N
 USB_SS_TX/RX[1] + USB_HSDP/N[1] + USB_OC1N



USB_SS_TX/RX[0] + USB_HSDP/N[2] + USB_OC2N
 USB_SS_TX/RX[1] + USB_HSDP/N[3] + USB_OC3N

USB_HSDP/N[4] + USB_OC4N
 USB_HSDP/N[5] + USB_OC5N
 USB_HSDP/N[6] + USB_OC6N
 USB_HSDP/N[7] + USB_OC7N
 USB_HSDP/N[8] + USB_OC7N
 USB_HSDP/N[9] + USB_OC7N



Strap Information



Vih = 2V Voh = 2.4V
Vil = 0.6V Vol = 0.4V




GPIO_R[13:4]
Internal have a PU 200kohm

UART_TX/SPI_SDI/SPI_SDO/SPI_SCK/TCK/TDO
Internal have a PU 200kohm



PM_DEBUGN
Internal have a PD 1kohm




PCB ID



Co-lay GPP_RSTN Reset for meet FCH sequence. See 55553.






BOM OPTION



	XXX	XXX
GPIO2	0	0
GPIO3	0	0
GPIO4	0	0

MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size	Document Description	Rev
Custom	17 PROMI9 - CLK/ACPI/GPIO	20
Date: Monday, May 11, 2020		Sheet 17 of 74









MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size	Document Description	Rev
Custom	18 PROM19 - Power	20
Date: Monday, May 11, 2020		
Sheet 18 of 74		



PCI EXPRESS x16 Slot

PCI_E1

SMB_SEL
GPIO Default High




PCI Express x16 Slot

+12V	- 5.5 A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA

PCI EXPRESS X1 SLOT


PCI_E2

support GEN3





PCI_E3


support GEN3



12V - 0.5A
VCC3 - 3A
3VSBV - 375mA



PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1125mA
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 21 PCI_E2 (X1) / PCI_E3 (X1)	Rev 20
Date: Monday, May 11, 2020	Sheet 21 of 74	


M2下方零件擺放限 要小於0.9mm的零件

```

PIN 69
Low  SATA
NC   PCIE


M.2_CARD_DET:
0:Have M.2
1:No M.2

```




M2下方零件擺放限 要小於0.9mm的零件


VCC3 peak 7A
VCC3 normal 3.5A
Intel SSD 14W 4.25A



0C Remove




MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size Custom	Document Description 24 M2_WIFI (KEY_E)	Rev 20
Date: Monday, May 11, 2020	Sheet 24 of	74




POWER ON STRAPPING PIN FOR NCT6687D-R					
PIN	NAME	Circuit NAME	0	1	Strap Point
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	3VCC
32	DIS_HWACPI	DTRA#	HW ACPI enable	HW ACPI disable	3VA
34	MAF_SEL	SOUTA	MAF enable	MAF disable	3VA
92	DSW_EN	DSW_EN	DSW disable	DSW enable	3VA
96	DDR4_EN	SIO_DEBUG	DDR4 control disable	DDR4 control enable	3VA
9	FAN789_EN (FW setting)	GPIOS2	FAN789 disable	FAN789 enable	3VA
10	P80_EN	GPIOA6	Port80 LED	GPIO	3VA


PIN	NAME	Circuit NAME	VCC3	3VA	Strap Point
27	ESPI_EN	KBRST#	LPC	ESPI	VCC3 or 3VA






RTCST DET




RTC 32K




S0_IDLE




JCI1




DEBUG PORT



SPI ROM




Closed PIN1,24




Closed PIN99



Closed PIN46,85




3V Analog Power




MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	25 SIO - NCT6687D-R	20	
Date: Monday, May 11, 2020		Sheet	25 of 74

HW Monitor - Voltage


SIO HM Voltage over 2.048V will not detect




TEMP SENSOR



COM PORT



SIO_3VA




$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.16K)) \\ &= 3.33V \end{aligned}$$

MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	26 SIO - HW Monitor / RESET	20	
Date:	Monday, May 11, 2020	Sheet	26 of 74

CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

- 1.Mode GPIO BIOS can switch PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE



GPIO Control


	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
AUTO MODE	GPI (Floating)

Default

PUMPFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 28 FAN TYPE-M PUMPFAN1	Rev 20
Date: Monday, May 11, 2020	Sheet 28 of 74	

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

From SIO
25 SIO_SYS1_FAN

From SIO
25 SYS1_FAN_MODE

GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default	AUTO MODE GPI (Floating)

OC SET By PM SPEC

co-lay NCT3961
PIN3 can OCSET three step
10K=3.2~3.8A
49.9K=2.2~2.8A
100K=1.2~1.8A

C6 close to NCT3961S
R230 100K/4

C7 close to FAN Connector
C241 0.1u16X4

C3 Close to U3_PIN5
C220 10u25X8

CPUFAN_PWR >40mil
SYS1_FAN_PWR

PWM Mode : VOUT voltage follows VIN voltage
DC Mode : VOUT voltage is regulated to 3.65*DCIN voltage.

N32-1040CF1-H06
BH1X4B_BLACK

R174 12K/4

```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

From SIO
25 SIO_SYS2_FAN


From SIO
25 SYS2_FAN_MODE

GPIO Control

	PCH GPIO
PWM MODE	HIGH
DC MODE	LOW
Default AUTO MODE	GPI (Floating)


co-lay NCT3961
PIN3 can OCSET three step
10K=3.2~3.8A
49.9K=2.2~2.8A
100K=1.2~1.8A
OC SET By PM SPEC

3.3V TO SIO
SYS2_FANTAC 25



```
TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

1.Mode GPIO BIOS can swtich PWM/DC MODE




MICRO-STAR INT'L CO.,LTD

MS-7C95









Size Custom	Document Description 30 FAN TYPE-M SYSFAN3	Rev 20
Date: Monday, May 11, 2020		Sheet 30 of 74

```
RTL8111EPV(default) coly RTL8111HN Giga LAN
```





ALC892


Follow APU power well





CA58,CA57 close to LA1,LA5



Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)




USB Power



Rear (4.6A)


Front (6.8A)



GL850G USB2.0 HUB

Note: Not used OC Function For HUB Self
Please connect to OC pin of PCH Respectively.

Note: Please connect to USB Power Source.







MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 3S GL850G - USB2.0 HUB	Rev 20
Date: Monday, May 11, 2020	Sheet 35 of 74	




Front USB2.0 (JUSB1) Form GL850G USB2.0 HUB

5V@1A




Front USB2.0 (JUSB2) Form GL850G USB2.0 HUB

5V@1A



MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size Custom	Document Description 36 Front USB2.0 Header	Rev 20
Date: Monday, May 11, 2020 Sheet 36 of 74		

USB3.1 Gen1 Redriver for Type-C





MICRO-STAR INT'L CO.,LTD

MS-7C95

Size Custom	Document Description 37 ASM1464 - USB3.1 Redriver	Rev 20
Date: Monday, May 11, 2020	Sheet 37 of 74	

USB 3.1-Type-C


USB Type-C MUX with Configuration Channel (CC)



VBUS OC# LEVEL SHIFT

VBUS EN



VCOM OC#









Current Mode

I_SEL0	I_SEL1
X 0	Default for 900mA
0 1	1.5A @5V
1 1	3A @5V

1.5A under S3 mode
3A under S0 mode





Front USB3 180° BOX Header(JUSB3)
5V@1.8A



GEN1
1.8A
90 degree

F75504A




F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.





PS2+USB (USB2.0)

5V@1A

layout note:
C21 must close to TVS pin5
TVS must near KB_MS1 connector and route without branch
Varistor must close to TVS and route without branch





ESD close to connector.



1A USB Flash BIOS

C71-56106R1-N07






MICRO-STAR INT'L CO.,LTD

MS-7C95


Size	Document Description	Rev
Custom	41 Rear USB2.0_PS2 PS2_USB1	20
Date:	Monday, May 11, 2020	Sheet 41 of 74

TYPE A+C from CPU PI3EQX1004 Redriver

Rear USB3.1 GEN1 5V@1.8A
TYPE-A X2 from CPU





CPU OC Logic



Type1/2/3/4 High Active


	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

DP CONNECTOR




DP AUX & HPD Circuit

Support HDMI Dongle




ESD




HDMI CONNECTOR


For HDMI 1.4




AUX Level Shifter




Connector




HPD Circuit




Connector Power




For EMI






注意:耐壓5V零件








0C Remove



MICRO-STAR INT'L CO.,LTD		
MS-7C95		
Size Custom	Document Description 46 VGA - RTD2166	Rev 20
Date: Monday, May 11, 2020		Sheet 46 of 74












MICRO-STAR INT'L CO.,LTD


MS-7C95

Size	Document Description	Rev
Custom	47 CPU Power Vcore Phase 1 - 6	20
Date: Monday, May 11, 2020	Sheet 48 of 74	






VCORE




VCCP_NB



CPU 1.8V S5

CPU_1.8V → 2A
CPU_VDDP_S5 → 1A
VDD_1.8V_S5 → 0.5A
AUDIO1.8V → 0.25A


Continuous Conduction Mode (CCM)





$I_{max}=3.75A(S5+S0)$

CPU 1.8V S0

CPU 1.8V_S0@2A




Adjustable Rise Time
 $SR = 0.42 \cdot CT + 66$
 SR is the slew rate in (μs/V)
 CT is constant value on CT pin (in pF)
 The units for the constant 66 is in (μs/V)



CPU_VDDP_S0

0.9V@50:8.5A
S0:8.5A

Input Current = $(13A \cdot 0.9V) / 12V / 0.8 = 1.22A$
Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$
 $= 13A \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$
Choke I_{rms} = 5A



No support BR SPEC

TYPE0_CPU_SEL:
0:TYPE 0
1:TYPE 2

CPU_VDDP_EN:
0:TYPE 2
1:TYPE 0





CPU	TYPE	TYPE0_CPU_SEL	TYPE1_CPU_SEL	CPU_VDDP_EN
BR	0	1	0	1
NA		0	0	0
SR	2	1	1	0
RV/ZP	3	0	1	1
MTS	4	1	1	1

SPEC no Support


NOT SUPPORT TYPE2

NOT SUPPORT TYPE4




CPU_VDDP_S5

0.9V
S5:1A




ALL POWER GOOD MUX



S0 PG



VRM_Enable circuit




S5 PG





18A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT

```
Rocset = 1.5 * Imax * Rdson(low) / Iocset
R649   = 1.5 * 28.7 * 2mohm / 10uA
R649   = 8.61K
```


Rdson(Low Side) 5V
D03-4C02403-005:3.3 ~ 4mohm



2.5V@2.24A




To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .

**MS-7C95**

Size Custom	Document Description 55 DDR PWR - VPP25 / VTT	Rev 20
Date: Monday, May 11, 2020	Sheet 56 of 74	


FOR Promontory 1.05V_S0

1.05V
S0:5.5A




FOR PROM PM_1P05_S5

1.05V@0.05A




Promontory-2.5V

2.5V@900mA







VCC33 vcc33@0.2A



Over Voltage Control IC

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




MICRO-STAR INT'L CO.,LTD


MS-7C95

Size Custom	Document Description 58 OV Control - NCT3933	Rev 20
Date: Monday, May 11, 2020	Sheet 59 of 74	

CPU POWER CONNECTOR



Vcore		SOC	
D=Vout/Vin		D=Vout/Vin	
Vin = 12	> input voltage	Vin = 12	> input voltage
Vout = 2	> output Vcore	Vout = 1.55	> output Vcore
D = 0.166667		D = 0.129167	
Io = Icore(max)*0.8		Io = Icore(max)*0.8	
I core(max) = 200	> Vcore current	I core(max) = 75	> Vcore current
I avg. = 160	A	I avg. = 60	A
I ripple={ Io*√D*√(1-D)} / Phase		I ripple={ Io*√D*√(1-D)} / Phase	
Phase = 10	phase	Phase = 2	phase
I ripple = 5.962848	A	I ripple = 10.06153	A
How many pcs. Of Cap.		How many pcs. Of Cap.	
I ripple(cap) = 4700	m A	I ripple(cap) = 4700	m A
COETEMP = 1		COETEMP = 1	
Input Cap. = 2	pcs.	Input Cap. = 3	pcs.






$$\Delta V_{ILIM} = 10\mu A * [(69.8K * 30.1K) / (69.8K + 30.1K)] = 210mV$$

$$I_{sense} = V_{ILIM} / 100 * R_{sense}$$

$$\Delta I_{sense} = 210mV / (100 * 0.63m) = 3.3333A$$


RT9553B CURRENT SENSE

RT9553 PIN5: When start OV/UV, RESET delay time can meet SPEC 15us.




DCR Network				
Parameter	Value	Unit	Note	
C_real (Effective capacitance)	7	uF	Please note the effective capacitance must to consider de-rating.	
L_select	0.2	uH		
DCR_real	0.63	mΩ	Tolerance (±) 20	
Current sense signal ratio (τ)	0.5			
R1_cal	90.70	Ω		
R2_cal	90.70	Ω		
R1_select	93.1	Ω	"R1_select" must > "R1_cal"	
R1_select range is ok or not	PASS			
R2_select	93.1	Ω		
R2_select range is ok or not	PASS			
Real current sense signal ratio (τ)	0.5			
Real time constant	1.0264275			
Temperature of L	25.00	°C	Consider DCR variation with temperature	
DCR with Temperature	0.63	mΩ		
VCC	3.3	V		

OCP Trigger Level (Consider the external component variation)				
Parameter	Min	TYP	Max	Unit
VCC	NA	3.3	NA	V
OCP Trigger Level_set	30.21465202	38	49.70597583	A
ILIM_cal	NA	996.84	NA	mv
OCP error band_cal	-20.48775783	0	30.80519955	%
Roc1_cal	NA	69.79	NA	KΩ
Roc2_cal	NA	30.21	NA	KΩ
Roc1_select	NA	69.8	NA	KΩ
Roc2_select	NA	30.1	NA	KΩ
ILIM_real	NA	994.29	NA	mV
OCP Trigger Level_real	30.15	37.92	49.60	A
OCP error band_real	-20.49	0.00	30.81	%



MICRO-STAR INT'L CO.,LTD			
MS-7C95			
Size	Document Description	Rev	
Custom	59 OCP 12VIN - RT9553B	20	
Date: Monday, May 11, 2020	Sheet	60	of 74

5VDIMM FOR DDR




S0IX



3VSB cost down

3.3V@2.32A


CPU:VDD_33_S5=0.25A
CHIP:VDD_33_S5=0.1A
PCIE=(375mA*3)=1.125A
M.2WIFI= 0.78A
RTL8111H=0.065A



5VDUAL For 3VSB/CPU1.8V/VDDP




ATX POWER CONNECTOR




TPM



LED (for NCT6797D)




FRONT PANNEL



Voltage Mearsure Point

EZ Debug LED



LEDGPIO	GPIO46	EGPIO96	GPIO44	GPIO13	default Input
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	

DIMM_SLOT *FORM SIO*







D0C-040P100-H91/D0C-040S500-E07

AMD AMP Detect LED

48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4_09VREF stuff for VREF.

ADDRESS:0X52



COM1~8 for PWM3
According to demand configuration.
Can configuration COM1~8,
To achieve 8 group Non-synchronized
onboard LED control.


COM9~13 for PWM2
According to demand configuration.
If SPEC. don't have JRGB2,
Can configuration COM9~13,
To achieve 5 group Non-synchronized
onboard LED control.

PS. COM1 is the first action block, next is COM2, and so on.

Pin15,16 can configure to master
smbus if spec requirement.

LED SW1 for ALL LED OFF

```
B-C: LED ON (default)
B-A: LED OFF
```



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2



MICRO-STAR INT'L CO.,LTD

MS-7C95






Size Custom	Document Description 63 MCU - LED Control	Rev 20
Date: Monday, May 11, 2020		Sheet 64 of 74

JRGB1

>60mil

Trip@3.6A

>60mil







JRGB2

>60mil



Trip@3.6A

>60mil




JRAINBOW1

60mil





60mil




JRAINBOW2

60mil



60mil



JCORSAIR1




MICRO-STAR INT'L CO.,LTD

MS-7C95

Size	Document Description	Rev
Custom	64 LED - JRGB1/2 JRAINBOW1/2	20
Date: Monday, May 11, 2020	Sheet 65 of 74	

JT1 for FW update

EXTERNAL POWER INPUT



IF no JPWRLED1 & JPIPE_LED spec
MCU can powered by 5VDUAL directly.
LED_VCC5 replace with 5VDUAL.



JF1 for Factory test

CPU Socket




E95-000022-A91

Simulation



Optics Orientation Holes



MANUAL PART

UEFI1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

HDMI_LA1
Label
HDMI
HDMI LABEL
Y01-RHDMI03-000



PCB

PCB



7C95_20

2020/05/062020/05/13PD0-07C9520-G37,精成-深圳,1,微星_中和藏 (MSI) 4,black

PCH HEATSINK

MOS HEATSINK

DASH BOM



LAN99
LAN
X_RTL8111HN-CG-RH